

**• Features**

- Used with the DC003, DC005, and DC006 circuits to implement a program control device interface.
- Used with the DC003, DC005, DC006, and DC010 circuits to implement a direct memory access interface.
- Controls data transfers to and from as many as four 8-byte word registers.
- Provides variable-delay logic for device response to transfer requests.
- Includes Q-bus drivers and receivers.

**• Description**

The DC004 register selector, contained in a 20-pin dual-inline package (DIP), provides the signals to control the transfer of data to and from as many as four word registers (8-bytes). The Q-bus signals directly connect to high-impedance receivers and to high-current drivers on the DC004. A resistor and capacitor circuit (RC) is included to delay the response of the peripheral interface to the data transfers. An external RC network can be added to vary the delay time to conform to the device requirements. Figure 1 is a simplified logic diagram of the DC004 which includes bus latching circuits, enable logic, and a decoder used to select the registers.




Figure 1 • DC004 Simplified Logic Diagram

## • Pin and Signal Descriptions

This section provides a brief description of the input and output signals and power and ground connections of the DC004 20-pin DIP. The pin assignments are identified in Figure 2 and the summarized in Table 1. The signal names shown in the diagram are for the condition where the DC004 is connected to the internal three-state bus of the DC005.




Figure 2 • DC004 Pin Assignments

Table 1 • DC004 Pin and Signal Summary

Pin	Signal	Input/Output	Definition/Function
1	VECTOR	input <sup>1</sup>	Interrupt vector gating—Asserted by the interrupt logic (DC003) to gate the appropriate vector address onto the bus. This signal generates the $\overline{\text{BRPLY}}$ output signal to the bus after a time delay selected by the RC network connected to pin 18 (RXCX).
2-4	$\overline{\text{BDAL}} < 2:0 >$	input <sup>2</sup>	Bus data/address lines—The information on these lines is latched by the $\overline{\text{BSYNC}}$ signal from the bus and used to select one or more of the 8-bit registers connected to the $\overline{\text{SEL 0}}$ , $\overline{\text{SEL 2}}$ , $\overline{\text{SEL 4}}$ and $\overline{\text{SEL 6}}$ lines.
5	$\overline{\text{BWTBL}}$	input <sup>2</sup>	Write/Byte—Selects a byte or word operation when the $\overline{\text{BDOUT}}$ signal is asserted: $\overline{\text{BWTBL}}$ asserted = byte, $\overline{\text{BWTBL}}$ negated = word. The latched output of this signal is gated with $\overline{\text{BDOUT}}$ to select a low-byte or high-byte output.
6	$\overline{\text{BSYNC}}$	input <sup>2</sup>	Bus synchronize—Asserted by the bus master to indicate that an address is on the bus. When unasserted, it disables all the outputs except the vector generated output of $\overline{\text{BRPLY}}$ .
7	$\overline{\text{BDIN}}$	input <sup>2</sup>	Bus data in—Asserted by the bus master to effect a data input transaction when the $\overline{\text{BSYNC}}$ signal is asserted. It generates the $\overline{\text{BRPLY}}$ output through the delay circuit and the $\overline{\text{INWD}}$ output.
8	$\overline{\text{BRPLY}}$	output <sup>3</sup>	Bus reply—Asserted by the slave device to indicate that data is available on the $\overline{\text{BDAL}}$ bus or that the device has accepted output data from the bus.
9	$\overline{\text{BDOUT}}$	input <sup>2</sup>	Bus data out—Asserted by the device to indicate that device data is available on the $\overline{\text{BDAL}}$ lines.
10	GND	input	Ground—Common ground connection
11	$\overline{\text{INWD}}$	output <sup>1</sup>	In word—Asserted to gate the data from a selected register to the bus.
12	$\overline{\text{OUT LB}}$	outputs <sup>1</sup>	Out low-byte, Out high-byte—Used to load the low-byte, high-byte, or both bytes of the write data from the selected register onto the bus.
13	$\overline{\text{OUT HB}}$	outputs <sup>1</sup>	
14	$\overline{\text{SEL 0}}$	outputs <sup>1</sup>	Select decoder 0, 2, 4, and 6 output lines—Selects a word register for a data transaction.
15	$\overline{\text{SEL 2}}$		
16	$\overline{\text{SEL 4}}$		
17	$\overline{\text{SEL 6}}$		
18	RXCX	output <sup>3</sup>	External RC node—The value of the resistor and capacitor network connected to this pin determines the delay of the $\overline{\text{BRPLY}}$ signal.

Pin	Signal	Input/Output	Definition/Function
19	ENB	input <sup>1,4</sup>	Enable—Asserted to enable the $\overline{\text{SEL}}\ 0$ , $\overline{\text{SEL}}\ 2$ , $\overline{\text{SEL}}\ 4$ , and $\overline{\text{SEL}}\ 6$ outputs of the decoder and the address term of BRPLY.
20	V <sub>cc</sub>	input	Voltage—Power supply dc voltage

<sup>1</sup>TTL level

<sup>2</sup>high-impedance

<sup>3</sup>open-collector

<sup>4</sup>connected to V<sub>cc</sub> through an 850Ω resistor

### • Application Information

Refer to the *Chipkit Users Manual LSI-11 Bus Interface Chips* (document no. EJ-01387-92) for general application information. The Q-bus is an LSI-11 bus.

### • Specifications

The mechanical, electrical, and environmental characteristics and specifications for the DC003 are described in the following paragraphs. The test conditions for the electrical values are as follows unless specified otherwise.

- Operating temperature (T<sub>A</sub>): 0°C to 70°C
- Supply voltage (V<sub>cc</sub>): 5.0 V ± 5%

### Mechanical Configuration

The physical dimensions of the DC004 20-pin DIP are contained in Appendix E. The materials and construction of the molded DIP are defined in Digital Specification A-PS-2100002-GS.

### Absolute Maximum Ratings

Stresses greater than the absolute maximum ratings may cause permanent damage to the device. Exposure to the absolute maximum ratings for extended periods may adversely affect the reliability of the device.

- Supply voltage (V<sub>cc</sub>): 7.0 V
- Input voltage (V<sub>I</sub>): 5.5 V
- Operating temperature (T<sub>A</sub>): 0°C to 70°C
- Storage temperature (T<sub>s</sub>): -65°C to 150°C

**Recommended Operating Conditions**

- Supply voltage ( $V_{CC}$ ): 4.75 V (minimum), 5.0 V (normal), 5.25 V (maximum)
- Supply current ( $I_{CC}$ ): 120 mA (maximum)
- Free-air temperature: 0°C to 70°C
- Relative humidity: 10% to 95% (noncondensing)

**dc Electrical Characteristics**

The dc electrical characteristics of the DC004 for the operating voltage and temperature ranges specified are listed in Tables 2 through 4. Table 2 lists the dc specifications for the TTL input and outputs that do not connect to the Q-bus bus. Table 3 lists the dc specifications for the high-impedance receiver inputs from the Q-bus bus. Table 4 lists the dc specifications for the open-collector driver outputs that connect to the Q-bus. Refer to Appendix C for test circuit configurations listed in the tables.

- Note: Pin 18 (RXCX) of the DC004 must be connected to  $V_{CC}$  through a 1-k $\Omega$   $\pm$  5% resistor for performing all the dc tests shown in the test circuit diagrams in Appendix C.

**Table 2 • DC004 TTL Input and Output Parameters**

Parameter	Symbol	Test Condition	Requirements		Units	Test Circuit
			Min	Max		
High-level input voltage	$V_{IH}$		2.0	—	V	C1,C2
Low-level input voltage	$V_{IL}$		—	0.8	V	C1,C2
Input clamp voltage	$V_I$	$V_{CC}=4.75$ V $I_I=-18$ mA	—	-1.2	V	C3
High-level output voltage	$V_{OH}$	$V_{CC}=4.75$ $I_O=-1.0$ mA	2.7	—	V	C1
Low-level output voltage	$V_{OL}$	$V_{CC}=4.75$ V $I_O=20$ mA	—	0.5	V	C2
Input current at maximum input voltage	$I_I$	$V_{CC}=5.25$ V $V_I=5.5$ V <sup>1</sup>	—	1.0	mA	C4
High-level input current	$I_{IH}$	$V_{CC}=5.25$ V $V_I=2.7$ V <sup>1</sup>	—	50	$\mu$ A	C4

Parameter	Symbol	Test Condition	Requirements		Units	Test Circuit
			Min	Max		
Low-level input current	$I_{IL}$	$V_{CC}=5.25\text{ V}$ $V_I=0.5\text{ V}$	—	-0.70	mA	C5
Short-circuit output current	$I_{OS}$	$V_{CC}=5.25\text{ V}^2$	-40	-100	mA	C6
Supply current	$I_{CC}$	$V_{CC}=5.25\text{ V}$	—	120	mA	C7

<sup>1</sup>Limits for pin 19 are:  $I_I=1.4\text{ mA}$ ,  $I_H=-2.25\text{ mA}$  (minimum) and  $-3.85\text{ mA}$  (maximum),  $I_{IL}=-4.5\text{ mA}$  (minimum) and  $-8.0\text{ mA}$  (maximum).

<sup>2</sup>Not more than one output shall be shorted at a time and the duration of the short shall not exceed 1 second.

**Table 3 • DC004 High-impedance Bus Receiver Parameters**

Parameter	Symbol	Test Condition	Requirements		Units	Test Circuit
			Min	Max		
High-level input voltage	$V_{IH}$	$V_{CC}=4.75\text{ V}$	1.53	—	V	C1,C2
		$V_{CC}=5.25\text{ V}$	1.70	—	V	
Low-level input voltage	$V_{IL}$	$V_{CC}=4.75\text{ V}$	—	1.30	V	C1,C2
		$V_{CC}=5.25\text{ V}$	—	1.47	V	
Input clamp voltage	$V_I$	$V_{CC}=4.75\text{ V}$ $I_I=-18\text{ mA}$	—	-1.2	V	C3
High-level input current	$I_{IH}$	$V_I=3.8\text{ V}$	—	40	$\mu\text{A}$	C4
		$V_{CC}=0\text{ V}$ $V_{CC}=5.25\text{ V}$	—	40	$\mu\text{A}$	
Low-level input current	$I_{IL}$	$V_I=0\text{ V}$	—	-10	$\mu\text{A}$	C5
		$V_{CC}=0\text{ V}$ $V_{CC}=5.25\text{ V}$	—	-10	$\mu\text{A}$	C5

Table 4 • DC004 Open-collector Bus Driver Parameters

Parameter	Symbol	Test Condition	Requirements		Units	Test Circuit
			Min	Max		
Output reverse current	$I_{OH}$	$V_{CC} = 4.75\text{ V}$ $V_{OH} = 3.5\text{ V}$	—	25 <sup>1</sup>	$\mu\text{A}$	C1
Low-level output voltage	$V_{OL}$	$V_{CC} = 4.75\text{ V}$	—	0.8	V	C2
		$I_{sink} = 70\text{ mA}$ <sup>2</sup>	—	0.5	V	
		$I_{sink} = 15\text{ mA}$ <sup>3</sup>	—	0.5	V	


<sup>1</sup>65  $\mu\text{A}$  for pin 18 (RXCX).

<sup>2</sup>Applies to pin 8 only (BRPLY).

<sup>3</sup>Applies to pin 18 only (RXCX).

### ac Electrical Characteristics

The input and output signal timing for the DC004 is shown in Figure 3. Table 5 lists the specifications for the values referenced on Figure 3. The open-collector and TTL output load circuits referenced in Table 5 are shown in Figure 4. Refer to Appendix D for the standard input voltage waveforms and for the signal propagation delay measurements.



\*TIME REQUIRED TO DISCHARGE R<sub>X</sub> C<sub>X</sub> FROM ANY CONDITION ASSERTED = 150 ns.

NOTE  
TIMES ARE IN NANoseconds.

Figure 3 • DC004 Signal Timing Sequence




Figure 4 • DC004 Output Load Circuits

Table 5 • DC004 Signal Timing Specifications

Timing Reference	Signal <sup>1</sup> (Load/condition)	Signal <sup>1</sup> (Load/condition)	Output Timing (ns)			
			Asserted		Negated	
			Min	Max	Min	Max
T5, T6	$\overline{\text{SEL 0}}$ (B/2)	$\overline{\text{BSYNC}}$	15	40	5	30
	$\overline{\text{SEL 2}}$ (B/2)		15	40	5	30
	$\overline{\text{SEL 4}}$ (B/2)		15	40	5	30
	$\overline{\text{SEL 6}}$ (B/2)		15	40	5	30
T9, T10	$\overline{\text{OUT LB}}$ (B/2)	$\overline{\text{BDOUT}}$	5	30	5	30
	$\overline{\text{OUT HB}}$ (B/2)		5	30	5	30
T11, T12	$\overline{\text{INWD}}$ (B/2)	$\overline{\text{BDIN}}$	5	30	5	30

Timing Reference	Signal <sup>1</sup> (Load/condition)	Signal <sup>1</sup> (Load/condition)	Output Timing (ns)			
			Asserted Min	Max	Negated Min	Max
T13, T14	$\overline{\text{BRPLY}} (A)^2$	$\overline{\text{OUT LB}} (B/1)$	20	60	-10	45
		$\overline{\text{OUT HB}} (B/1)$	20	60	-10	45
		$\overline{\text{INWD}} (B/1)$	20	60	-10	45
		VECTOR	30	70	0	45
	$\overline{\text{BRPLY}} (A)^3$	$\overline{\text{OUT LB}} (B/1)$	300	400	-10	45
		$\overline{\text{OUT HB}} (B/1)$				
		$\overline{\text{INWD}} (B/1)$				
		VECTOR	330	430	0	45
T15, T16	$\text{RXCX} (A)^2$	$\overline{\text{OUT LB}}$	10	50	10	50
		$\overline{\text{OUT HB}}$				
		$\overline{\text{INWD}}$				
		VECTOR				

<sup>1</sup>Refer to Figure 4 for load circuit configurations.

<sup>2</sup>Pin 18 connections:  $R_x = 330\Omega$  5%,  $C_x = 15$  pF 5%.

<sup>3</sup>Pin 18 connections:  $R_x = 4.64$  k $\Omega$  5%,  $C_x = 220$  pF 5%.